Autotuning GPU-accelerated QAP Solvers for Power and Performance

Abhilash Chaparala  
Department of Computer Science  
Texas State University  
San Marcos, TX  
a_c219@txstate.edu

Clara Novoa  
Ingram School of Engineering  
Texas State University  
San Marcos, TX  
cn17@txstate.edu

Apan Qasem  
Department of Computer Science  
Texas State University  
San Marcos, TX  
apan@txstate.edu

Abstract—The Quadratic Assignment Problem (QAP) is an important combinatorial optimization problem with applications in many areas including operations research and chip design. QAP is known to be NP-hard and requires heuristic approaches for most real data sets. Although many algorithms have been proposed for solving QAPs, few have attempted to exploit the fine-grain data parallelism available on accelerator architectures and none have considered aspects of energy efficiency.

In this paper, we present GPU-accelerated implementations of two QAP algorithms. We parameterize each algorithmic variant along several dimensions including thread granularity, occupancy, shared memory usage and register pressure. We develop an autotuning framework that explores this space of execution parameters and yields CUDA binaries that are efficient in terms of both performance and power consumption. We demonstrate the effectiveness of our tuning framework on an Nvidia Tesla K20c. On a series of experiments on the well-known QAPLIB data sets, our autotuned solutions run at least an order-of-magnitude faster than baseline implementations. The experimental results also provide key insight into the performance characteristics of accelerated QAP solvers. In particular, the results reveal that both algorithmic choice and the shape of the input data sets are key factors in finding an efficient implementation.

Keywords—autotuning; energy efficiency; parallel performance;

I. INTRODUCTION

The Quadratic Assignment Problem (QAP) is an NP-hard combinatorial optimization problem. In this problem, the objective is to assign \( n \) units to \( n \) locations such that the total cost measured as the sum of the products of flows between units and distances between locations is minimized. QAP maps directly to the facility layout problem in manufacturing systems and plays an important role in the area of operations research. In addition, QAP has wide applicability in many different domains including processor and memory layout optimization, ergonomic design of electronic devices, scheduling problems and economic modeling. Because of its practical and theoretical importance, over the years, many algorithms for solving QAPs have been proposed. In general, instances with \( n > 30 \) cannot be solved exactly in a reasonable time even on today’s high-end platforms. For this reason, the body of work on QAP is dominated by approximation methods, and heuristic and meta-heuristic solutions. The first parallel implementations of QAP were proposed in the early 1990s [1]. The recent rise of GPUs as an integral part of HPC systems has provided the impetus for finding accelerator-based solutions [2].

Although many heuristic algorithms, both sequential and parallel, have been proposed, finding an implementation, that can efficiently solve a variety of problem instances have proven to be particularly challenging. This is because the performance of QAP implementations tend to be highly sensitive to both the size and the shape of the input data sets. QAP instances come in many forms. For example, the data can be dense (\( \text{flow}_{i,j} \) defined for all unit pairs \((i,j)\)) or sparse (\( \text{flow}_{i,j} \) defined only for a few units), symmetric (\( \text{flow}_{i,j} = \text{flow}_{j,i} \)) or asymmetric (\( \text{flow}_{i,j} \neq \text{flow}_{j,i} \)) and randomly or non-randomly (i.e., inherent hierarchy) distributed. An implementation can take advantage of one of these properties to quickly find a good solution but can completely collapse for instances where that property does not hold. Of course, in most cases, the issue is not with the specific implementation but rather the algorithm itself. For instance, it has been shown that a genetic algorithm (GA) yields high performance on sparse data sets but its efficiency is substantially diminished when the data set is dense.

Finding good QAP solutions becomes further complicated on GPU architectures. Permutation-based QAPs\(^1\) typically operate on two matrices that contain the flows and the distances. Although the size of these matrices is not prohibitive, the data contained within is needed by each kernel thread and therefore their allocation and access must be carefully orchestrated. The computation patterns in most QAPs resemble those of dense (or sparse) matrix computations. As a result, for best performance both the thread and memory hierarchies must be delicately managed to strike the right balance between occupancy and data locality [3]. These challenges in optimizing QAPs are compounded when we have to account not only for performance but energy efficiency as well.

In this paper, we address this problem by building an autotuning system centered on QAP solvers. We develop two new GPU implementations for solving QAPs. One employs the 2-opt heuristic while the other uses tabu search. Each algorithm is implemented in a manner that allows it to be invoked with execution time parameters that influence its computation and memory access patterns. In addition, we develop a mechanism that lets us select different algorithms, not just implementations, during tuning. To capture the varying effects of input data, we create a database of QAP instances using publicly available data sets and incorporate it into the tuning process. Similar in spirit to MiDatasets[4], the database intermingles data sets to create entries that reflect a wide range of attributes observed in real occurrences of QAP. Our autotuning system explores the extensive space of alternate variants using heuristic search methods. We implement Pareto-normal techniques to provide solutions that are optimized for both power and performance.

In this paper, we present GPU-accelerated implementations of two QAP algorithms. We parameterize each algorithmic variant along several dimensions including thread granularity, occupancy, shared memory usage and register pressure. We develop an autotuning framework that explores this space of execution parameters and yields CUDA binaries that are efficient in terms of both performance and power consumption. We demonstrate the effectiveness of our tuning framework on an Nvidia Tesla K20c. On a series of experiments on the well-known QAPLIB data sets, our autotuned solutions run at least an order-of-magnitude faster than baseline implementations. The experimental results also provide key insight into the performance characteristics of accelerated QAP solvers. In particular, the results reveal that both algorithmic choice and the shape of the input data sets are key factors in finding an efficient implementation.

Keywords—autotuning; energy efficiency; parallel performance; parallel execution.

1 most common formulation and the focus of this work.
discovered at a low overhead which speaks to the practicality of such a system. The experimental results also provide key insight about different aspects of the tunable search space including, (i) wide variability in performance and power, (ii) non-orthogonality of search dimensions and (iii) the significance of algorithmic choice.

The main contributions of this paper are as follows:

- we provide two new and efficient parallel GPU implementations for QAP
- we develop an autotuning system that exposes suitable tunable parameters and performs multi-dimensional search to discover algorithmic variants that provide portable performance across different data sets
- we include algorithmic choice in the search space; to our knowledge this is the first such effort in the context of GPU-based autotuning
- we demonstrate the non-orthogonality of the search space and discover synergistic points for performance and power; these results are applicable to general autotuning for GPU, beyond QAP

II. RELATED WORK

Much of the work on application tuning for GPUs have focused on manual tuning where expert programmers devise very specific schemes for extracting performance in particular domains [6]. More recently, there has been work in combining automatic and semi-automatic tuning, mostly through source-level directives. Murthy et al. developed a semi-automatic, compile time approach for identifying suitable unroll factors for selected loops [7]. Choi et al. present a model-driven framework for automated tuning of sparse matrix-vector multiply (SpMV) [8], which yields huge speedups for matrices block sub-structure. Williams et al. have also applied model-based autotuning to sparse matrix computation that has yielded significant performance gains over CPU-based autotuned kernels [9]. The MAGMA project has focused on autotuning dense linear algebra codes, successfully transcending the ATLAS model to achieve as much as a factor of 20 speedup on some kernels [10].

The work in this paper distinguishes itself from earlier work in autotuning in three ways: (i) to our knowledge, this is the first attempt at autotuning GPU algorithms within the domain of combinatorial optimization problems, (ii) we propose the inclusion of both algorithmic choice and input data sets within the search space (parameters not included in other GPU-based autotuning systems) and (iii) we consider autotuning for power as well as performance.

III. GPU ACCELERATION OF QAP

The goal of this work is to leverage autotuning to explore the performance potential of an extensive search space and automatically discover the best solutions. Thus, we elected to implement two fairly simple schemes, making sure that the implementations provide enough flexibility for parameterization.

Our first algorithm uses the 2-opt heuristic, which starts with a random set of feasible solutions, \( P \) and three \( n \times n \) matrices containing flows \( f \), distances \( d \), and decision variables \( x \), where \( x_{ij} = 1 \) if unit \( i \) is assigned to location \( j \) and 0 otherwise. The cost of the initial solution can then be computed with

\[
\text{cost} = \sum_{k=1}^{n} \sum_{l=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} f_{kl} d_{ij} x_{ki} x_{lj}
\]

(1)

The algorithm moves forward by exploring solutions in a neighborhood. To get a single neighborhood solution, two positions, \( i, j \in P \) are randomly selected and a pair-wise exchange of their content is performed. Instead of re-computing the cost using Eq. 1, we apply Burkard and Rendl’s formula [14] for computing the \( \delta \) in the objective function, following a swap. This formula which computes the cost in linear time (as opposed to \( O(n^3) \)) is given below:

\[
\Delta_{ij} = (d_{ij} - d_{il})(f_{pi} \pi_j - f_{pj} \pi_i)
+ \sum_{k \in n \setminus \{i,j\}} ((d_{jk} - d_{ik})(f_{pi} \pi_k - f_{pj} \pi_i))
+ (d_{kj} - d_{ki})(f_{pi} \pi_i - f_{pj} \pi_j)
\]

(2)

where \( \pi_i \) is \( i^{th} \) permutation.

For the parallel implementation, a set of \( m \) initial random permutations of size \( n \) is generated and stored in an \( m \times n \) matrix, \( M \). Each thread operates on a single row of \( M \) and independently performs all 2-opt interchanges to produce a neighborhood of \( n \times (n - 1)/2 \) new permutations. This neighborhood is examined by computing associated costs using Eq. 2. Once the best value in a neighborhood is found, the process is repeated by each thread as in the sequential case. After maximum iterations is reached, a master thread makes a pass through the best solutions returned by each thread and selects the one with the lowest cost.

IV. CONSTRUCTING THE SEARCH SPACE

Like other GPU codes, performance of QAP solvers is influenced by factors such as occupancy and data reuse. But as we will see later in Section VI, for QAP the performance is impacted at a much higher degree. Moreover, unlike some other domains, QAP performance is highly sensitive to the shape of the input data sets and the particular choice of the solution method. Therefore, to achieve the desired performance it is critical that we expose many different parameters for each algorithmic variant and conduct search along multiple dimensions. To reduce runtime overhead, however, it is also necessary to eliminate portions of the space that are likely to contain mostly bad values. In this section, we describe the parameterization of the search space, provide the rationale

<table>
<thead>
<tr>
<th>Sub-space</th>
<th>No.</th>
<th>Search parameter</th>
<th>Sample values</th>
<th>Repr.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Compiler Opt.</td>
<td>1</td>
<td>compiler optimization level</td>
<td>000,01,02,03</td>
<td>4 bits</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>ptxs optimization level</td>
<td>000,01,02,03</td>
<td>4 bits</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>preserve-relco</td>
<td>true, false</td>
<td>1 bit</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>sp-bounds-check</td>
<td>true, false</td>
<td>1 bit</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>disable-optimizer-constants</td>
<td>true, false</td>
<td>1 bit</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>allow-expensive-optimizations</td>
<td>true, false</td>
<td>1 bit</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>fmad</td>
<td>true, false</td>
<td>1 bit</td>
</tr>
<tr>
<td>Thread Config.</td>
<td>8</td>
<td>initial solutions</td>
<td>2048</td>
<td>int</td>
</tr>
<tr>
<td></td>
<td>9</td>
<td>threads per block</td>
<td>32</td>
<td>int</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>blocks per grid</td>
<td>64</td>
<td>int</td>
</tr>
<tr>
<td>Other</td>
<td>11</td>
<td>register pressure</td>
<td>64</td>
<td>int</td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>algorithmic variant</td>
<td>2opt, tabu</td>
<td></td>
</tr>
<tr>
<td></td>
<td>13</td>
<td>input data set</td>
<td>symmetric, dense</td>
<td></td>
</tr>
</tbody>
</table>
for the inclusion of each search dimension and explain pruning strategies.

A. Compiler optimization

Standard compiler optimizations can influence the performance of QAP codes. Unfortunately, the Nvidia *nvcc* compiler does not make many optimization flags visible to the user. In our framework, we include in the search space all visible compiler and *ptxas* flags from *nvcc* version 6.0 and make provisions for including more optimizations, should more flags be exposed in future versions. Table I lists the flags that form the sub-space of compiler optimizations. This sub-space is represented using a single bitstring. During tuning, the search algorithm selects a point in this sub-space expressed as a bitstring, the bitstring gets converted into the corresponding compiler flags and inserted into the Makefile to build a new variant with the appropriate optimizations. We did not expect the compiler optimization level flags (applied only to the host code) to have much impact but included them for completeness sake. To our surprise, we discovered that in some specific cases these flags can significantly alter the performance of the kernel.

B. Thread configuration

It has been shown that effectively managing the GPU thread hierarchy is instrumental in producing high-performing GPU codes [16], [17]. On one hand, not having enough computation per thread can inhibit parallelism. On the other hand, thread coarsening or block fusion can lead to problems with poor memory reuse. The QAP solvers we implemented follows a fairly simple scheme of task decomposition, where each thread works on a separate instance of the search and all of the computation is done on a single grid. Nevertheless, even for this simple scheme, the choice of the number of threads per block (and consequently, total number of blocks) can have a huge impact on performance, making it necessary to parameterize these attributes.

In our implementations, the total number of threads across all blocks equals the number of initial solutions. The range of the initial solutions in the search space is determined by the quality of the solution produced. Prior studies have shown that fewer than 512 instances can hamper the solution quality while more than $2^{14}$ instances starts to produce diminishing returns [18]. Based on this result, we set the lower and upper bounds for initial solutions to 512 and $2^{14}$, respectively.

The number of blocks is determined by evenly dividing the total number of threads. We also ensure that each block contains threads in multiples of the warp size, otherwise it inevitably leads to inefficient use of GPU resources. The maximum number of threads per block is further constrained by the maximum number of threads allowed per block on the target platform (1024 on Tesla K20c).

Thus, the thread configuration is a three-dimensional space that can be expressed as a set as follows

$$T = \{ (p, t, b) \mid P_{MIN} \leq p \leq P_{MAX} \text{ and } p \mod w_s = 0, \quad w_s \geq t \geq t_{MAX} \text{ and } t \mod w_s = 0, \quad b = p/t \text{ where } p \text{ mod } t = 0 \} \quad (1)$$

where $p =$ initial solutions (permutations), $b =$ number of blocks, $t =$ number of threads, $w_s =$ warp size, $t_{MAX} =$ maximum threads per block in architecture, and $P_{MIN}$ and $P_{MAX}$ are lower and upper bounds for the initial solutions.

In each iteration, the search generates values for $p$ and $t$ that meet the above constraints. The value of $b$ is computed from $p$ and $t$. The generated values are inserted into the CUDA source by the code restructurer.

C. Register pressure

Although current GPUs provide a large shared register space per block, it has been shown that for some kernels, excessive register pressure, the ratio between required and available registers, can cause significant loss in performance. An attribute that has a direct impact on register pressure is thread granularity. Since the number of required registers in a thread cannot be modified arbitrarily, we use the `maxrregcount` flag in *nvcc* to control the number of allocated registers, and thereby the register pressure, in each kernel. The number of allocated registers is always chosen to be a multiple of 16, with a lower bound of four registers per thread and an upper bound enforced by the system (64K per block on K20c).

D. Algorithmic choice

It has been shown that algorithmic choice can be helpful for certain classes of CPU code. But the issue has not been explored in the context of GPUs or in the domain of combinatorial optimizations. To provide algorithmic choice in our tuning system, we develop two algorithms for QAP, as described in Section III. To make the space more interesting, we implement two other variants of 2-opt.

The first variant, 2opt-shared, attempts to exploit inter-thread data locality. In this variation, portions of the flow and distance matrices that comprise a neighborhood are copied into shared memory and the computation is adjusted accordingly. The idea is to restrict neighborhood explorations by each thread to shared memory, thereby reducing cost calculation time.

For the second variant, 2opt-dyn, we exploit dynamic parallelism available on the Kepler compute architecture. Since the exploration of a region does not always involve the same amount of work and can lead to unused cycles, we implement a version where each kernel thread starts with an initial solution as before, but then divides the neighborhood into smaller chunks and delegates a child thread to perform a local search within that space. This process has the effect of applying intensification within each instance of 2-opt.

We develop a CUDA code template that allows a specific algorithm to be invoked based on a runtime parameter. The I/O, setup and clean-up code are identical for all variants. The only difference is in the kernel function invocation and the parameters that are passed into the kernel. At each step during the tuning process one of the four algorithmic variants is selected and the specific CUDA source is compiled with the requisite parameters.

E. Data sets

To facilitate data-set specific tuning, we build a database of test instances from data made available at QAPLIB [19]. We concentrate on three attributes of the data, (i) density, (ii) symmetry and (iii) distribution. Each data set is assigned a value for each attribute. Each attribute has one of three values: high, low, normal. For instance, for density, high implies dense, low implies sparse and normal implies neither. The ranked data sets are then systematically combined to produce instances exhibiting a range of different characteristics. Our scheme allows for 27 distinct combinations but only 18 could be extracted from QAPLIB data.
During tuning, the code is run with all 18 instances from the database and a simultaneous search is performed to find the best variant in each space. At completion, 18 different binaries are presented to the user to be used with different data sets. Sometimes the same binary works well with multiple data sets, in which case fewer variants are generated.

V. AUTOTUNING FRAMEWORK

Fig. 1 provides an overview of MATS\textsuperscript{2}, our autotuning framework. Although the system can be used to autotune other types of codes, here we describe it in the context of tuning QAP solvers written in CUDA only.

MATS can operate in two modes: offline and online. In the offline mode, machine learning algorithms are developed to characterize program behavior and the learned models are used to select the best variant. We do not utilize the online mode in this paper\textsuperscript{3}. In the online mode, the user provides the location of the CUDA source and the input data. The code is then analyzed and a search space is constructed. One of several heuristic search algorithms is selected to explore this space. During each iteration of the search, a point is evaluated. An evaluation or trial run involves building the CUDA executable using the parameters selected by the search and executing the code on the target GPU. The execution time and average power consumption is recorded during each trial run. The search algorithm uses this feedback to select the next point to be evaluated. This process continues until a pre-specified tuning time limit is reached or the search algorithm converges to a local minima. Next, we briefly discuss the main components of MATS.

VI. EXPERIMENTAL RESULTS

A. Experimental setup

We evaluated our tuning strategy on a Kepler-based Nvidia Tesla K20c which has 13 MPs, each with 192 cores. The board allows 48KB shared memory and 64K registers per block. The GPU is hosted on a six-core Intel Sandybridge server which runs Ubuntu 14.04. All program variants in the experiments are compiled with nvcc 6.0.

All input data sets are collected from QAPLIB [19]. Some data sets in QAPLIB are synthetically constructed to simulate specific scenarios while others contain data from real-world instances. The problem sizes range between 20 and 100. The results presented in this section only use the Lipa [20] and Taillard [1] data sets.

For brevity, we use several short-hand terms in the following discussion. \texttt{2opt}, \texttt{2opt-shared}, \texttt{2opt-dyn}, \texttt{tabu} refers to the four algorithmic variants included in the search space. Except where noted, \texttt{baseline} refers to \texttt{2opt}, with 2 blocks, 1024 threads per block, 32 max registers, compiled at level \texttt{-O2} with all other optimizations turned off. Cost is the ratio of \texttt{trial} runs over \texttt{production} runs, expressed as a percentage. We assume 500 production runs in these experiments. Search algorithm refers to a hill climber. None of the search methods had a clear advantage over the others. In the interest of space, we only present numbers from one search.

B. Performance variations in search space

We first validate the construction of the tuning space by examining performance patterns within certain sub-spaces. Fig. 2 shows execution time and power variations for 200 randomly selected optimization sequences. For these experiments, we fixed the thread configuration to \texttt{(6144, 64, 96)} and ran the basic \texttt{2opt} algorithm. We observe in Fig. 2(a) that even though we are tuning for a small set of compiler optimizations, the search space encompasses a wide span of performance points. The best sequence yields a massive 878\% improvement over \texttt{baseline} while the worst causes an 80\% degradation. Although many sequences offer a decent speedup (about a factor of 6 for sequences 50-150), there are very few really good sequences (speedup > 8). Not surprisingly, some of the best sequences contained the \texttt{ptxas -O3} option but there were several that did not.

Fig. 2(b) shows the average power consumption for the same random sequences, sorted in increasing order of power. The optimizations have less of an impact on power consumption with all points being clustered at three distinct levels. And although the absolute difference between the best and the worst cluster is substantial (20 watts), it does not appear that search is necessary to find the best values. However, a very different pattern emerges in Fig. 2(c) which shows the \textit{speedup values} sorted in increasing order of power consumption. As one would expect, there are many points where high power consumption coincides with high performance. But interestingly, there are several points that produce good speedup without incurring high penalty in power consumption. The wide variability and non-intuitive patterns in performance re-affirm the need for autotuning in this space.

C. Non-orthogonality of the search space

We present experimental results in Fig. 3 that demonstrate that not only are the search spaces for optimizations and thread configurations important but they are also non-orthogonal. Fig. 3(a) shows speedup obtained over \texttt{baseline} for three different search methods. In \texttt{opt}, we first search the optimization space, find a suitable sequence and then search the thread configuration space whereas

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{fig1.png}
\caption{Overview of autotuning framework}
\end{figure}

\textsuperscript{2}Model-driven Adaptive Tuning System

\textsuperscript{3}Use of ML is ongoing work, see Section VII
This paper presented two new GPU implementations for QAP and described a method for autotuning these implementations for

E. Impact of algorithmic choice

Algorithmic choice provided the biggest gains in our tuning process. Fig. 5 illustrates the impact of algorithmic choice on QAP solutions. Speedup numbers with and without algorithmic tuning are presented in Fig. 5(a). Incorporating algorithmic choice into the search space leads to almost a three-fold performance improvement. Significant gains are achieved at low cost values of < 5%. The improvements in power consumption, as shown in Fig. 5(b), is less dramatic but still significant.

F. Power

Here, we discuss the effectiveness of three approaches to tuning for power and performance. The first approach uses execution time as the feedback, the second uses average power consumption and the third explores the Pareto-normal frontier. We refer to these three approaches as PFT, PT and ET, respectively. Figs. 6(a)-6(c) show the effects of these approaches when tuning for performance, power and energy.

When the objective is to obtain the best performance (Fig. 6(a)), both PFT and ET are able to achieve similar speedup at about 15% cost. ET has a slight edge at lower cost values (5-10%), while PFT has an advantage at very low cost values (1%). PT lags behind the other two all throughout. When tuning for power consumption (Fig. 6(b)), understandably, the situation is reversed. PT reaches better values much sooner than PFT. ET is able to match PT for cost > 1%. The situation is very similar when treating energy as the main objective. PFT trails both PT and ET for costs < 10%. Considering, these three scenarios, we conclude that given sufficient number of trial runs all three approaches can eventually find the best values in the search space. When considering the cost of evaluation it is apparent that a Pareto-normal search is the best option, providing the best results at low cost for all three objectives.

VII. Conclusions

This paper presented two new GPU implementations for QAP and described a method for autotuning these implementations for

in thread we do the opposite. For combined, we apply a multi-dimensional search to explore both spaces in concert. Settling on a good thread configuration before exploring the optimization space appears to be more profitable. But exploring both spaces together proves most beneficial in the long run.

Fig. 3(b) shows the power consumption numbers for the same three strategies and here the effect of combined is more pronounced. Multi-dimensional search produces almost a 25% improvement in power consumption over orthogonal search.

D. Sensitivity to data sets

As mentioned, performance of QAP is substantially impacted by the size and the characteristics of input data sets. In our tuning system, we tackle this problem by producing autotuned binaries for each class of data set. Fig. 4 compares the performance of this strategy (data-tuned) with that of the basic version (tuned) on six classes of input data. To obtain speedup numbers for data set A, we compare the execution of the autotuned variants with that of baseline when run with data set A. As we can see, data-tuned produces significant benefits for some input instances while for others the gain is minimal, with an overall improvement of 10%. In post-mortem analysis, we found that data-tuned is particularly effective for data sets that are both sparse and symmetric. We are currently investigating the reason behind this.
both performance and power. The results show that autotuning can provide dramatic improvements in performance over a naive GPU implementation. This performance is only achieved by carefully exploring many different search dimensions including algorithmic variants and input data sets. Furthermore, the tuning strategy can be easily configured to target multiple objectives such as performance, power and energy.

VIII. ACKNOWLEDGEMENTS

The material is based upon work supported by the National Science Foundation through grant no. CNS-1305302 and a CAREER award no. CNS-1253292. Equipment support was provided by Nvidia.

REFERENCES


